Skip to content
View Jagdish-beep's full-sized avatar

Block or report Jagdish-beep

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. UVMReference UVMReference Public

    Forked from VerificationExcellence/UVMReference

    Reference examples and short projects using UVM Methodology

    SystemVerilog 1

  2. UVM_ethernet_Switch UVM_ethernet_Switch Public

    Forked from raja10rajesh/UVM_ethernet_Switch

    UVM testing methodology for ethernet switch

    SystemVerilog

  3. contiki-ng contiki-ng Public

    Forked from contiki-ng/contiki-ng

    Contiki-NG: The OS for Next Generation IoT Devices

    C

  4. freedom_zybo freedom_zybo Public

    Forked from gongqingfeng/freedom_zybo

    Port Freedom E310 SoC for zybo board

  5. Micorblaze_Course Micorblaze_Course Public

    Forked from kumarkhandagle/Micorblaze_Course

    VHDL

  6. 32-Verilog-Mini-Projects 32-Verilog-Mini-Projects Public

    Forked from sudhamshu091/32-Verilog-Mini-Projects

    Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip …

    Verilog