Skip to content
View JiDuQiu's full-sized avatar

Block or report JiDuQiu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. pulse_counter pulse_counter Public

    脉冲计数器

    Verilog 2

  2. random_code random_code Public

    4级伪随机码发生器

    Verilog 1

  3. inverter inverter Public

    Verilog

  4. count-4bit count-4bit Public

    4位二进制计数器

    Verilog

  5. nand_gate nand_gate Public

    与非门(~(A&B))

    Verilog

  6. nand_gate_2 nand_gate_2 Public

    与非门(~(A&&B))

    Verilog