Skip to content
View Khaiduy's full-sized avatar

Highlights

  • Pro

Block or report Khaiduy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. chisel3 chisel3 Public

    Forked from chipsalliance/chisel

    Chisel 3: A Modern Hardware Design Language

    Scala

  2. riscv-openocd riscv-openocd Public

    Forked from riscv-collab/riscv-openocd

    Fork of OpenOCD that has RISC-V support

    C

  3. PCB PCB Public

    PCB for Open8 and TEE demo

    Verilog 1

  4. VexRiscv VexRiscv Public

    Forked from SpinalHDL/VexRiscv

    A FPGA friendly 32 bit RISC-V CPU implementation

    Assembly

  5. Hardware_MiSTer Hardware_MiSTer Public

    Forked from MiSTer-devel/Hardware_MiSTer

    Daughter boards

    HTML

  6. Sobel_DE10 Sobel_DE10 Public

    Forked from grant4001/Sobel_DE10

    Verilog