Skip to content
View Lorenzoii's full-sized avatar

Block or report Lorenzoii

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. VexRiscv VexRiscv Public

    Forked from SpinalHDL/VexRiscv

    A FPGA friendly 32 bit RISC-V CPU implementation

    Assembly 1

  2. chisel-bootcamp chisel-bootcamp Public

    Forked from freechipsproject/chisel-bootcamp

    Generator Bootcamp Material: Learn Chisel the Right Way

    Jupyter Notebook 1

  3. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    C 1

  4. FPGA FPGA Public

    many useful tools and skill and paper

  5. core-v-verif core-v-verif Public

    Forked from openhwgroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  6. raven-picorv32 raven-picorv32 Public

    Forked from efabless/raven-picorv32

    Silicon-validated SoC implementation of the PicoSoc/PicoRV32

    Verilog