Skip to content
/ ibex Public
forked from lowRISC/ibex

A fork of Ibex trying to implement the Risc-V P-extension

License

Notifications You must be signed in to change notification settings

Memmedud/ibex

Folders and files

NameName
Last commit message
Last commit date

Latest commit

3e645bd · Oct 7, 2016
Sep 2, 2016
Jul 6, 2016
Sep 2, 2016
Jul 24, 2015
Dec 11, 2015
Oct 7, 2016
Sep 2, 2016
Apr 12, 2016
Jun 13, 2016
Jun 13, 2016
Jun 13, 2016
Jun 3, 2016
Jul 6, 2016
Sep 2, 2016
Jun 3, 2016
Jun 3, 2016
Jun 3, 2016
Sep 2, 2016
Jun 3, 2016
Jun 3, 2016
Jun 3, 2016
Jul 29, 2016
Feb 19, 2016
Dec 14, 2015
Mar 31, 2016
Jun 23, 2016
Jun 23, 2016
Jun 3, 2016
Jun 3, 2016

Repository files navigation

RI5CY: RISC-V Core

RI5CY is a small 4-stage RISC-V core. It started its life as a fork of the OR10N CPU core that is based on the OpenRISC ISA.

RI5CY fully implements the RV32I instruction set, the multiply instruction from RV32M and many custom instruction set extensions that improve its performance for signal processing applications.

The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the processing core for PULP and PULPino.

Documentation

A datasheet that explains the most important features of the core can be found in docs/datasheet/.

It is written using LaTeX and can be generated as follows

make all

About

A fork of Ibex trying to implement the Risc-V P-extension

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • SystemVerilog 76.3%
  • Python 12.5%
  • C++ 5.5%
  • Makefile 1.8%
  • Tcl 1.2%
  • Shell 0.8%
  • Other 1.9%