Skip to content
View MrNjT's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report MrNjT

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

OpenROAD users should look at this repository first for instructions on getting started

102 7 Updated Apr 3, 2021

Learn Deep Reinforcement Learning in 60 days! Lectures & Code in Python. Reinforcement Learning + Deep Learning

Jupyter Notebook 4,241 623 Updated Jun 30, 2020

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,708 582 Updated Jan 4, 2025

DATC Robust Design Flow.

Verilog 37 8 Updated Jan 21, 2020

⛔️ DEPRECATED – See https://github.com/ageron/handson-ml3 instead.

Jupyter Notebook 25,246 12,910 Updated Oct 3, 2023

Primary repository for the Trilinos Project

C++ 1,225 572 Updated Jan 4, 2025

Academic Responsive (AR) Website Template

TeX 142 92 Updated Nov 7, 2022

Library for VLSI CAD Design Useful parsers and solvers' api are implemented.

C++ 149 50 Updated Jan 1, 2025

mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice

C 191 68 Updated Jan 4, 2025

VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using…

Verilog 155 55 Updated May 11, 2023

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 580 144 Updated May 26, 2023