Update README.md

PolarisQAQ · Mar 16, 2021 · 4ef166e · 4ef166e
1 parent a308289
commit 4ef166e
Showing 1 changed file with 4 additions and 0 deletions.
diff --git a/README.md b/README.md
@@ -25,6 +25,7 @@
 - [米联客](https://www.uisrc.com/portal.php)
 - [opencores 开源硬件IP站](https://opencores.org/)
 - [FPGA FOR FUN](https://www.fpga4fun.com/CrossClockDomain.html)
+- [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)
 
 <h3 id="github">每个人都应该会使用GitHub</h3>
 
@@ -183,6 +184,9 @@
 
 <h3>优秀开源项目 - 初级</h3>
 
+- [Verilog Practice](https://github.com/xiaop1/Verilog-Practice)
+  - Verilog训练
+
 - [带闹钟功能的计数器](https://github.com/LeiWang1999/DigitalAlarmClock)
   - 板卡:`Nexys4 DDR`
   - 功能