Skip to content
This repository has been archived by the owner on Mar 24, 2024. It is now read-only.

Tags: RISCV-zh/riscv-isa-manual

Tags

draft-20180614-170f3c5

Toggle draft-20180614-170f3c5's commit message
Fix outdated commentary about LR/SC and context switching

Closes riscv#193

draft-20180612-548fd40

Toggle draft-20180612-548fd40's commit message
Remove misleading note about AMOSWAP elision

The note implied that it's legal to elide silent stores.  This is not true
with respect to the consistency model.

draft-20180611-fa10372

Toggle draft-20180611-fa10372's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Explicitly mention that FS may be imprecise (riscv#192)

Closes riscv#147

draft-20180610-bc1bdce

Toggle draft-20180610-bc1bdce's commit message
Switch to active voice (riscv#191)

Also fix: the pseudoinstruction use absolute addressing, the base
instructions are pc-relative.

draft-20180610-372d6b6

Toggle draft-20180610-372d6b6's commit message
Switch to active voice (riscv#191)

Also fix: the pseudoinstruction use absolute addressing, the base
instructions are pc-relative.

draft-20180607-3943720

Toggle draft-20180607-3943720's commit message
FENCE.TSO is not a pseudoinstruction

draft-20180606-017462d

Toggle draft-20180606-017462d's commit message
fix typo

draft-20180606-3f05dd6

Toggle draft-20180606-3f05dd6's commit message
Clarify sign-extension of offsets in assembly manual

Closes riscv#177

draft-20180606-2cc659b

Toggle draft-20180606-2cc659b's commit message
Expand divide-by-0 table to cover the *W instructions

h/t Alexandre Joannou

draft-20180601-bca40f9

Toggle draft-20180601-bca40f9's commit message
Add Alexandre Joannou to contributors