forked from plctlab/PLCT-Weekly
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
sg2042 linux upstream: 2024/2 (plctlab#909)
Signed-off-by: Chen Wang <[email protected]>
- Loading branch information
Showing
1 changed file
with
14 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
|
@@ -120,6 +120,20 @@ PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报(Open | |
|
||
## SG2042 Upstream | ||
|
||
- linux upstream 工作进展: | ||
|
||
- [[PATCH v9 0/5] riscv: sophgo: add clock support for sg2042][lk-1]: 为 SG2042 添加 clock 支持,第 9 版。 | ||
- [[PATCH v10 0/5] riscv: sophgo: add clock support for sg2042][lk-2]: 为 SG2042 添加 clock 支持,第 10 版。 | ||
- [[PATCH v11 0/5] riscv: sophgo: add clock support for sg2042][lk-3]: 为 SG2042 添加 clock 支持,第 11 版。bindings 部分已经 review 通过,正在 track 驱动部分的 owner 审查驱动部分的补丁。 | ||
- reset 相关补丁已经分别被 [reset 子系统][lk-4] 和 [dts 子系统][lk-5] 接收,并提交 [Upstream PR][lk-6], 有希望进入 v6.9。 | ||
|
||
[lk-1]: https://lore.kernel.org/linux-riscv/[email protected]/ | ||
[lk-2]: https://lore.kernel.org/linux-riscv/[email protected]/ | ||
[lk-3]: https://lore.kernel.org/linux-riscv/[email protected]/ | ||
[lk-4]: https://lore.kernel.org/lkml/[email protected]/ | ||
[lk-5]: https://lore.kernel.org/lkml/IA1PR20MB4953A98C51FA1E9D49200372BB552@IA1PR20MB4953.namprd20.prod.outlook.com/ | ||
[lk-6]: https://lore.kernel.org/linux-riscv/MA0P287MB2822E853325154E87EAD3DEEFE582@MA0P287MB2822.INDP287.PROD.OUTLOOK.COM/ | ||
|
||
## Duo Upstream | ||
|
||
## RVI Collaborations | ||
|