Popular repositories Loading

1. core_ddr3_controller core_ddr3_controller Public

   Forked from ultraembedded/core_ddr3_controller

   A DDR3 memory controller in Verilog for various FPGAs

   Verilog

2. DDR3_Controller DDR3_Controller Public

   Forked from AngeloJacobo/UberDDR3

   DDR3 controller

   Verilog

3. DDR1_controller DDR1_controller Public

   Forked from WangXuan95/FPGA-DDR-SDRAM

   An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。

   Verilog

4. FPGA_Asynchronous_FIFO FPGA_Asynchronous_FIFO Public

   Forked from AngeloJacobo/FPGA_Asynchronous_FIFO

   FIFO implementation with different clock domains for read and write.

   Verilog

5. FPGA_SDRAM_Controller FPGA_SDRAM_Controller Public

   Forked from AngeloJacobo/FPGA_SDRAM_Controller

   SDRAM controller optimized to a memory bandwidth of 316MB/s

   Verilog

6. vivado_ddr_eth_by_vio vivado_ddr_eth_by_vio Public

   VHDL