体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器

RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.

5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.