This repository contains the behavioral Verilog code of an arithmetic core for a Floating Point Unit designed to follow the RISC-V "F" extension directives and the IEEE 754 standard.
source contains the behavioral code of the components.
testbench contains the tests.