Skip to content
View WireLife's full-sized avatar

Block or report WireLife

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

CoolFormat Source Code Formatter

C++ 541 150 Updated Apr 5, 2021

The ParaNut Processor - Highly Parallel and More Than Just a CPU Core

C++ 32 4 Updated Jun 21, 2023

A Framework for Design and Verification of Image Processing Applications using UVM

SystemVerilog 90 38 Updated Nov 27, 2017

RTL, Cmodel, and testbench for NVDLA

Verilog 1,789 575 Updated Mar 2, 2022

A small, light weight, RISC CPU soft core

Verilog 1,338 156 Updated Nov 30, 2024

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

VHDL 388 105 Updated Nov 14, 2018
Verilog 1,338 281 Updated Jan 15, 2025

it is a set for all the respository of the project.

95 26 Updated Jul 23, 2019
Python 3 Updated Dec 25, 2019