Skip to content
View XFPDA's full-sized avatar

Block or report XFPDA

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

RDP Wrapper Library

Pascal 14,919 3,860 Updated Jun 18, 2024

浙江大学课程攻略共享计划

HTML 37,614 9,465 Updated Dec 31, 2024

清华大学计算机系课程攻略 Guidance for courses in Department of Computer Science and Technology, Tsinghua University

HTML 33,643 7,663 Updated Jan 3, 2025

📚 Freely available programming books

HTML 345,924 62,362 Updated Jan 3, 2025

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

SystemVerilog 104 34 Updated Apr 29, 2019

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

SystemVerilog 577 99 Updated Jul 7, 2020

IC design and development should be faster,simpler and more reliable

Verilog 1,879 573 Updated Dec 31, 2021

Source files for SiFive's Freedom platforms

Scala 1,113 286 Updated Jul 17, 2021

Virtual Platform for NVDLA

C++ 140 86 Updated Aug 23, 2018

NVDLA SW

C++ 490 194 Updated Jan 28, 2021

Documentation for NVDLA.

HTML 243 112 Updated Jul 30, 2024

RTL, Cmodel, and testbench for NVDLA

Verilog 1,774 572 Updated Mar 2, 2022

Verilog极简教程

Verilog 35 14 Updated Apr 7, 2019

A lightweight text editor written in Lua

Lua 7,857 355 Updated Sep 20, 2023

Python for《Deep Learning》,该书为《深度学习》(花书) 数学推导、原理剖析与源码级别代码实现

Python 6,619 1,350 Updated Jun 23, 2020

《可解释的机器学习--黑盒模型可解释性理解指南》,该书为《Interpretable Machine Learning》中文版

4,882 691 Updated Nov 28, 2023
JavaScript 8,737 966 Updated May 20, 2024

This unofficial extension integrates Draw.io (also known as diagrams.net) into VS Code.

TypeScript 9,162 423 Updated May 28, 2024

Code from various chapters in OSTEP (http://www.ostep.org)

C 3,524 1,337 Updated Nov 9, 2023

中文版 Parallel Programming for FPGAs

CSS 713 159 Updated Aug 21, 2024

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,643 1,019 Updated Mar 24, 2021

Books, programs, docments, etc.

64 11 Updated Mar 10, 2024

FPGA

VHDL 117 98 Updated Apr 1, 2020

VeeR EH1 core

SystemVerilog 833 222 Updated May 29, 2023

RISC-V RV64GC emulator designed for RTL co-simulation

C++ 219 62 Updated Nov 20, 2024

Rocket Chip Generator

Scala 3,303 1,140 Updated Dec 3, 2024