Skip to content
View amixgris's full-sized avatar

Block or report amixgris

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

this is a 1988 modification of the Z80 assembler for the Intel 8048 microcontroller

C 3 2 Updated Mar 6, 2018

Verilog clone of YM2149

Verilog 41 9 Updated Apr 2, 2024

Port del Unamiga a Cyclone5 con addon de Antonio Villena y con version para el modulo de Edu Arana

Verilog 4 4 Updated Sep 21, 2020

Cyclone V FPGA board for UnAmiga project

Verilog 10 2 Updated Sep 30, 2023

TS-Configuration for ZX Spectrum clone named ZX-Evolution

C 62 21 Updated Sep 20, 2024

c++ libraries required for all of my projects

C 12 8 Updated Sep 12, 2024

Z80 / 8080 / Z180 assembler (for unix-style OS)

Assembly 81 19 Updated Jan 6, 2024

Internet client for ZX Evolution with TS Conf

Assembly 21 4 Updated Sep 7, 2022

ESP8266 based virtual modem

C++ 70 10 Updated Dec 25, 2022

PCMCIA SRAM card project (Sakura)

VHDL 41 14 Updated Dec 21, 2018

Implementation of BESM-6 clone in Verilog

Pascal 44 7 Updated Aug 7, 2024

Amiga 500 PS/2 controller for external keyboard

C 41 13 Updated Jun 30, 2022

Arduino Amiga keyboard interface

C++ 12 14 Updated May 30, 2023

Daughter boards

HTML 239 45 Updated Mar 12, 2024
C 41 31 Updated Aug 17, 2018
Verilog 13 8 Updated Oct 30, 2018

AX301

Verilog 26 20 Updated May 31, 2018

The Computer History Simulation Project

C 1 Updated Jan 1, 2018

Compiler for PDP-11, written in Python

Python 37 6 Updated Jan 18, 2024

Порт конфигурации Reverse u16_tsconf на плату ZrTech WXEDA

Verilog 7 1 Updated Feb 5, 2017

bk0010-fpga port from DE1 to WXEDA board with SDRAM controller by ivagor

Verilog 9 6 Updated May 20, 2015

Minimig for the MiST board

Verilog 63 39 Updated Oct 22, 2019

Open Fodder: An open source port of Cannon Fodder

C++ 456 42 Updated Jun 2, 2024

ZX-Spectrum libraries for SDCC+ASM+buld scripts

C 24 2 Updated Feb 18, 2022

Cycle-Accurate MC6809/E implementation, Verilog

Verilog 90 19 Updated Jun 6, 2021

Arduino MIPI DSI Shield

VHDL 483 153 Updated Jul 6, 2019

CPU280 System Software

HTML 16 5 Updated Dec 29, 2022

The Computer History Simulation Project

C 11 2 Updated Feb 19, 2024

Simulator of DISPAK operating system (BESM-6)

C 17 6 Updated Jul 15, 2024

Replica of micro-BESM computer

SystemVerilog 26 5 Updated Feb 2, 2018
Next