Skip to content
View amoghvarsha's full-sized avatar
🎯
Focusing
🎯
Focusing
  • Virginia Tech
  • Virginia, U.S

Block or report amoghvarsha

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Arduino-compliant library, targeted at ESP32 and related boards, for driving display devices and touch panels, e.g. ILI9486, ILI9341, or ST7789. Powerful and fast.

C++ 12 1 Updated Jan 23, 2025

Clean-code version of the baseflight flight controller firmware

C 2,638 1,390 Updated Oct 20, 2023

A collection of (mostly) technical things every software developer should know about

1 Updated Aug 6, 2024

Develop an embedded Linux system on low-cost Arm based platforms

HTML 150 42 Updated Jul 26, 2024

32-bit Superscalar RISC-V CPU

Verilog 954 157 Updated Sep 18, 2021

This repository contains the design files of RISC-V Single Cycle Core

Verilog 34 8 Updated Dec 14, 2023

A Single Cycle Risc-V 32 bit CPU

SystemVerilog 38 2 Updated Feb 11, 2023

Verilog AXI components for FPGA implementation

Verilog 1,633 477 Updated Feb 27, 2025

Anton's journal of interesting project stuff

G-code 4 Updated Feb 24, 2025

Processor repo

Verilog 47 19 Updated Dec 19, 2013

Implementation of a circular queue in hardware using verilog.

Verilog 16 1 Updated Mar 22, 2019

Bare metal STM32F411 (black pill) programming

C 26 6 Updated Oct 26, 2024

Cute Error Pages for your nginx web server

HTML 409 96 Updated Apr 27, 2021

Clean minimalist implementations of popular competitive programming algorithms

C++ 203 25 Updated Nov 17, 2020

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 2,702 253 Updated Feb 25, 2025

An AXI4 crossbar implementation in SystemVerilog

SystemVerilog 134 26 Updated Feb 20, 2025

The Official Arduino AVR core

C 1,299 1,075 Updated Oct 18, 2024

Linux kernel source tree

C 189,256 55,383 Updated Mar 9, 2025

Design and Document files for the BeagleBone Black from BeagleBoard.org

430 202 Updated Sep 19, 2023

30 days of Python programming challenge is a step-by-step guide to learn the Python programming language in 30 days. This challenge may take more than100 days, follow your own pace. These videos ma…

Python 44,966 8,598 Updated Feb 11, 2025

Implementing image processing algorithms using Verilog HDL.

Verilog 1 Updated Apr 9, 2023
C++ 3 Updated Dec 1, 2021
Assembly 1 Updated Nov 14, 2023

A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Moments in Computing at Princeton University)

HTML 15 2 Updated May 17, 2017

Generic memory allocator implemented as DLL. 3 different versions, 1 generic and 2 optimized for specific workloads.

C 1 1 Updated Jan 10, 2015

A repo to assignment and project descriptions for ECE 565 in 2020

HTML 3 22 Updated Sep 22, 2021
Next