Skip to content
@antmicro

Antmicro

Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.

Pinned Loading

  1. jetson-nano-baseboard jetson-nano-baseboard Public

    Antmicro's open hardware baseboard for the NVIDIA Jetson Nano, TX2 NX and Xavier NX

    467 166

  2. google-coral-baseboard google-coral-baseboard Public

    Antmicro's open hardware baseboard for the Google Coral i.MX8 + Edge TPU SoM

    69 30

  3. zynq-video-board zynq-video-board Public

    Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.

    56 30

  4. renode renode Public

    Forked from renode/renode

    Renode - virtual development tool for multinode embedded networks

    RobotFramework 31 3

  5. tensorflow-arduino-examples tensorflow-arduino-examples Public

    TensorFlow Lite Micro examples built in collaboration between Google and Antmicro, runnable in Google Colab and with Renode CI tests

    Shell 24 4

  6. fastvdma fastvdma Public

    Antmicro's fast, vendor-neutral DMA IP in Chisel

    Scala 112 23

Repositories

Showing 10 of 756 repositories
  • zephyr Public Forked from zephyrproject-rtos/zephyr

    Primary GIT Repository for the Zephyr Project

    antmicro/zephyr’s past year of commit activity
    C 10 Apache-2.0 7,073 1 1 Updated Mar 3, 2025
  • verilator Public Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    antmicro/verilator’s past year of commit activity
    C++ 20 LGPL-3.0 644 0 0 Updated Mar 3, 2025
  • benchalot Public

    Benchmark automation tool

    antmicro/benchalot’s past year of commit activity
    Python 3 Apache-2.0 0 0 0 Updated Mar 3, 2025
  • dts2repl Public
    antmicro/dts2repl’s past year of commit activity
    Python 22 Apache-2.0 6 2 1 Updated Mar 3, 2025
  • sv-tests Public Forked from chipsalliance/sv-tests

    Test suite designed to check compliance with the SystemVerilog standard.

    antmicro/sv-tests’s past year of commit activity
    SystemVerilog 2 ISC 77 0 15 Updated Mar 3, 2025
  • antmicro/hardware-components’s past year of commit activity
    Python 24 Apache-2.0 1 0 0 Updated Mar 3, 2025
  • gerber2ems Public
    antmicro/gerber2ems’s past year of commit activity
    Python 98 Apache-2.0 15 10 2 Updated Mar 3, 2025
  • antmicro/verilator-verification-features-tests’s past year of commit activity
    SystemVerilog 18 Apache-2.0 5 1 0 Updated Mar 3, 2025
  • antmicro/verible-indexer’s past year of commit activity
    Python 4 Apache-2.0 3 0 0 Updated Mar 3, 2025
  • kenning Public
    antmicro/kenning’s past year of commit activity
    Python 61 Apache-2.0 4 0 0 Updated Mar 2, 2025