Skip to content
View arafinmdtanvir's full-sized avatar

Block or report arafinmdtanvir

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vsdflow vsdflow Public

    Forked from kunalg123/vsdflow

    VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using…

    Verilog

  2. openlane_build_script openlane_build_script Public

    Forked from nickson-jose/openlane_build_script

    This script builds openlane and all its dependencies on an Ubuntu (only) System.

    Shell

  3. vsdstdcelldesign vsdstdcelldesign Public

    Forked from nickson-jose/vsdstdcelldesign

    This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an…

    Verilog

  4. OpenLane OpenLane Public

    Forked from efabless/OpenLane

    NOTE: The master branch is frozen for OpenMPW2. Please direct any PRs to the develop branch. :: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Mag…

    Verilog

  5. caravel_user_project caravel_user_project Public

    Forked from efabless/caravel_user_project

    https://caravel-user-project.readthedocs.io

    Verilog

  6. avsdpll_1v8 avsdpll_1v8 Public

    Forked from lakshmi-sathi/avsdpll_1v8

    8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room tempe…