Skip to content
View ashrafnisar's full-sized avatar

Block or report ashrafnisar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DI-NEON-participants DI-NEON-participants Public

    Forked from NEONScience/DI-NEON-participants

    A repository used for training and collaboration in NEON Data Institutes and other workshops.

    HTML

  2. pulp-platform-axi pulp-platform-axi Public

    Forked from pulp-platform/axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog

  3. litex litex Public

    Forked from enjoy-digital/litex

    Litex - Build your hardware, easily!

    C

  4. vtr-verilog-to-routing vtr-verilog-to-routing Public

    Forked from verilog-to-routing/vtr-verilog-to-routing

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    C++

  5. OpenFPGA OpenFPGA Public

    Forked from lnis-uofu/OpenFPGA

    An Open-source FPGA IP Generator

    C

  6. VexRiscv VexRiscv Public

    Forked from SpinalHDL/VexRiscv

    A FPGA friendly 32 bit RISC-V CPU implementation

    Assembly