Skip to content
View bilicodo's full-sized avatar

Block or report bilicodo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Pyverilog Pyverilog Public

    Forked from PyHDI/Pyverilog

    Python-based Hardware Design Processing Toolkit for Verilog HDL

    Python

  2. iverilog iverilog Public

    Forked from steveicarus/iverilog

    Icarus Verilog

    C++

  3. verilator verilator Public

    Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    C++

  4. hdl hdl Public

    Forked from analogdevicesinc/hdl

    HDL libraries and projects

    Verilog

  5. qrouter qrouter Public

    Forked from RTimothyEdwards/qrouter

    Qrouter detail router for digital ASIC designs

    C

  6. qflow qflow Public

    Forked from RTimothyEdwards/qflow

    Qflow full end-to-end digital synthesis flow for ASIC designs

    C