Popular repositories Loading

1. 32-bit-alu 32-bit-alu Public

   Verilog

2. OpenLane OpenLane Public

   Forked from armleo/OpenLane

   OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

   Verilog

3. CPU_singlecycle CPU_singlecycle Public

   single cycle risc V Cpu

   SystemVerilog

4. CPU CPU Public

   SystemVerilog