GitHub - cmpxchg16/tsx.me: Benchmark Intel TSX (Transactional Synchronization Extension) Hardware Transactional Memory on my sandbox

cmpxchg16 / tsx.me Public

Notifications You must be signed in to change notification settings
Fork 5
Star 23

Benchmark Intel TSX (Transactional Synchronization Extension) Hardware Transactional Memory on my sandbox

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 12 Commits
Makefile		Makefile
README		README
counter.E3-1270V2.txt		counter.E3-1270V2.txt
counter.cpp		counter.cpp
counter.i7-4770.txt		counter.i7-4770.txt
locked.h		locked.h
lockfree.h		lockfree.h
locks.h		locks.h
queue.E3-1270V2.txt		queue.E3-1270V2.txt
queue.cpp		queue.cpp
queue.i7-4770.txt		queue.i7-4770.txt
spinlocked.h		spinlocked.h
stack.E3-1270V2.txt		stack.E3-1270V2.txt
stack.cpp		stack.cpp
stack.i7-4770.txt		stack.i7-4770.txt
stmlocked.h		stmlocked.h
tsxlocked.h		tsxlocked.h

Repository files navigation

Benchmarks for TSX (Hardware Transactional Memory) vs STM (Software Transactional Memory) vs lock-free vs Naive lock (std::mutex/spinlock)


Implementations:
----------------
1. Queue
2. Stack
3. Counter

Note: the TSX implementation based on the tbb::speculative_spin_mutex. The mutex fallback to spin lock in case of no TSX support.


Environment:
------------
Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 16GB RAM
Intel(R) Xeon(R) CPU E3-1270 V2 @ 3.50GHz 32GB RAM
Ubuntu 14.04
Boost 1.55
TBB 4.2
g++ 4.8.2

Author: 
-------
Uri Shamay ([email protected])