Commits

Breadcrumbs

History for

onmaster

User selector

All users

Datepicker

All time

Commit History

Commits on Jun 8, 2021

• Tweaks for multispike. (riscv-software-src#339)

  Show description for 30e15bf
  timsifive

  authored
  30e15bf

Commits on May 20, 2021

• Test multiple heterogeneous spike instances. (riscv-software-src#338)

  timsifive

  authored
  09cfdaa

Commits on May 7, 2021

• Test daisy chained homogeneous spike instances. (riscv-software-src#334)

  Show description for c9f43c1
  timsifive

  authored
  c9f43c1

Commits on Apr 13, 2021

• Add FreeRTOS smoke tests. (riscv-software-src#333)

  Show description for 1b05661
  timsifive

  authored
  1b05661

Commits on Feb 11, 2021

• Add early_applicable() to a few tests. (riscv-software-src#325)

  Show description for 1ce128f
  timsifive

  authored
  1ce128f

Commits on Jan 25, 2021

• Smoketest that vl and vtype can be modified. (riscv-software-src#320)

  timsifive

  authored
  e759318

Commits on Jan 8, 2021

• Disable V extension when compiler doesn't support it. (riscv-software-src#317)

  Show description for 4743239
  timsifive

  authored
  4743239

• Park other harts in TranslateTest. (riscv-software-src#313)

  Show description for cd6ebbc
  timsifive

  authored
  cd6ebbc

Commits on Jan 7, 2021

• Stop testing -rtos riscv. (riscv-software-src#314)

  Show description for 363e5cf
  timsifive

  authored
  363e5cf

Commits on Dec 31, 2020

• Make HiFiveUnleashed tests clean.

  Show description for 7d06966
  timsifive

  committed
  7d06966

Commits on Dec 18, 2020

• Add test for new OpenOCD riscv info command. (riscv-software-src#310)

  timsifive

  authored
  3496243

• Revive and expand invalid read test. (riscv-software-src#309)

  Show description for f7e9ef1
  timsifive

  authored
  f7e9ef1

Commits on Dec 14, 2020

• Add tests for memory sampling feature. (riscv-software-src#300)

  timsifive

  authored
  67cb468

Commits on Oct 8, 2020

• Expose registers on all harts in openocd cfgs (riscv-software-src#297)

  sobuch

  authored
  ce7ec3b

Commits on Aug 31, 2020

• Add test for riscv repeat_read. (riscv-software-src#293)

  timsifive

  authored
  a5d8386

Commits on Aug 12, 2020

• Point people at a compiler that supports vectors. (riscv-software-src#290)

  Show description for 14f08f8
  timsifive

  authored
  14f08f8

Commits on Aug 6, 2020

• Add enable_rtos_riscv (riscv-software-src#288)

  Show description for f68760e
  timsifive

  authored
  f68760e

Commits on Jul 1, 2020

• Make pylint happy. (riscv-software-src#285)

  timsifive

  authored
  f92842f

Commits on Jun 25, 2020

• Add manual hwbp test. (riscv-software-src#283)

  Show description for 08674a7
  timsifive

  authored
  08674a7

• Create a more sophisticated vector test (riscv-software-src#284)

  Show description for 944704e
  timsifive

  authored
  944704e

Commits on May 26, 2020

• Test semihosting calls (riscv-software-src#280)

  Show description for fbe74f4
  timsifive

  authored
  fbe74f4

Commits on May 18, 2020

• Parse "cannot insert breakpoint" message. (riscv-software-src#279)

  Show description for bc4c1d2
  timsifive

  authored
  bc4c1d2

Commits on Apr 10, 2020

• Make TooManyHwbp more thorough. (riscv-software-src#272)

  Show description for 2a869e0
  timsifive

  authored
  2a869e0

• Change slen to a value that spike supports. (riscv-software-src#271)

  timsifive

  authored
  f2107b6

Commits on Mar 26, 2020

• Improve address translation tests (riscv-software-src#261)

  Show description for 7351b31
  timsifive

  authored
  7351b31

• Write a NOP program in PrivRw test. (riscv-software-src#260)

  Show description for 094985d
  timsifive

  authored
  094985d

Commits on Mar 18, 2020

• Spike changed --varch syntax (riscv-software-src#257)

  Show description for 6c53e59
  timsifive

  authored
  6c53e59

• Specify misa for HiFive Unleashed. (riscv-software-src#259)

  Show description for b436c73
  timsifive

  authored
  b436c73

Commits on Mar 5, 2020

• Clean up gdb parsing code. (riscv-software-src#247)

  Show description for 3109b4d
  timsifive

  authored
  3109b4d

• Add a simple mechanism to skip tests on targets. (riscv-software-src#251)

  timsifive

  authored
  34b02fd

Commits on Feb 14, 2020

• Add tests for vector register access (riscv-software-src#244)

  Show description for 10706c5
  timsifive

  authored
  10706c5

Commits on Feb 11, 2020

• Generate very different values on different harts. (riscv-software-src#238)

  Show description for abfa60c
  timsifive

  authored
  abfa60c

• Run OpenOCD output through spike-dasm. (riscv-software-src#239)

  Show description for 43b02e6
  timsifive

  authored
  43b02e6

• Look for \bmain\b instead of ' main '. (riscv-software-src#237)

  timsifive

  authored
  67af8d6

Commits on Jan 15, 2020

• Force DMI busy in all tests. (riscv-software-src#235)

  Show description for 32274e0
  timsifive

  authored
  32274e0

Pagination

PreviousNext