Skip to content
View devdc's full-sized avatar
🚀
Executing
🚀
Executing

Sponsoring

@WillGreen
@open-logic

Organizations

@SnappyGifts

Block or report devdc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

The complete codebase for Frame

C 1 Updated Apr 18, 2025

RISC-V Linux SoC, marchID: 0x2b

Verilog 819 58 Updated Apr 22, 2025

Open Logic FPGA Standard Library

VHDL 578 61 Updated Apr 23, 2025

Vitis HLS LLVM source code and examples

386 58 Updated Oct 11, 2024

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 983 110 Updated Nov 22, 2024

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,234 623 Updated Aug 18, 2024

👾 Complete Quartus Project for FPGA-based-3D-renderer

Verilog 11 1 Updated Jul 13, 2021

Machine learning on FPGAs using HLS

C++ 1,451 446 Updated Apr 18, 2025

Вектор-06ц в ПЛИС / Vector-06c in FPGA

Verilog 36 7 Updated Oct 22, 2024

Open source machine learning accelerators

Scala 377 30 Updated Mar 24, 2024

Project F brings FPGAs to life with exciting open-source designs you can build on.

SystemVerilog 637 56 Updated Jan 22, 2025

Scan QR-codes with your Monocle!

Python 7 1 Updated Jan 13, 2024
SystemVerilog 6 2 Updated Dec 14, 2023

Micropython ported to the Monocle

C 224 28 Updated Apr 6, 2024

The FPGA application for Monocle's graphics, camera and microphone accelerators

48 9 Updated Dec 1, 2023

CAPI SNAP Framework Hardware and Software

C 110 61 Updated May 4, 2021