Skip to content
View dnorthcote's full-sized avatar
🐢
🐢
🐢
🐢
  • University of Strathclyde

Highlights

  • Pro

Organizations

@strath-sdr

Block or report dnorthcote

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Numerically Controlled Oscillator Overlay

Tcl 5 4 Updated May 22, 2023
Jupyter Notebook 2 Updated Oct 20, 2023

The Signal Metadata Format Specification

Python 387 77 Updated Feb 4, 2025

RFSoC QSFP Data Offload Design with GNU Radio

Tcl 17 9 Updated Nov 21, 2024

MEng group project focusing on spectrum allocation efficiency. Providing dataset and scripts to use with RTL-SDR and RFSoC 2x2.

Python 3 Updated Apr 22, 2023

System generator designs for use with PYNQ.

Jupyter Notebook 5 Updated Apr 10, 2023

Companion Jupyter Notebooks for the RFSoC-Book.

Jupyter Notebook 163 43 Updated Jun 6, 2023

Python productivity for RFSoC platforms

Jupyter Notebook 63 29 Updated May 21, 2024

RFSoC Spectrum Analyser Module on PYNQ.

VHDL 73 23 Updated Jun 26, 2024

A collection of Digital Signal Processing notebooks with a wireless communications theme.

Jupyter Notebook 114 32 Updated Jan 24, 2023

Python Productivity for ZYNQ

Jupyter Notebook 2,057 826 Updated Oct 11, 2024

Board repo for the ZCU216 RFSOC

Shell 25 17 Updated Jun 9, 2022

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

VHDL 290 67 Updated May 16, 2021

pynq framework for antsdr

Tcl 34 17 Updated May 31, 2024

PYNQ Composabe Overlays

Tcl 70 23 Updated Jun 17, 2024

Verilog Ethernet components for FPGA implementation

Verilog 2,452 730 Updated Feb 27, 2025

Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.

C 61 39 Updated Feb 18, 2025

The Strathclyde RFSoC Studio Installer for PYNQ.

Jupyter Notebook 27 7 Updated Jan 24, 2023

Demonstration of Automatic Gain Control with PYNQ

Tcl 12 5 Updated Jun 28, 2022

PYNQ example of an OFDM Transmitter and Receiver on RFSoC.

VHDL 45 18 Updated May 24, 2023

An RFSoC Frequency Planner developed using Python.

Python 21 7 Updated May 22, 2023

PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.

VHDL 32 11 Updated May 24, 2023

A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR

C++ 20 1 Updated Oct 22, 2019

PYNQ example of using the RFSoC as a QPSK transceiver.

VHDL 97 46 Updated May 24, 2023

Board files to build the ZCU111 PYNQ image

Shell 18 16 Updated Oct 11, 2022