Commits

Branch selector

 master

User selector

wissygh

Datepicker

All time

Commit History

Commits on Oct 10, 2024

• fix(rob): Update the ftqOffset to correctly notify the frontend which instructions have been committed.

  

  wissygh

  authored and

  Tang-Haojin

  committed
  d904dcf

  Copy full SHA for d904dcf

• fix(rob): update robentry.interrupt_safe when uop enter rob (OpenXiangShan#3682)

  Show description for 9d3877d
  wissygh

  authored
  9d3877d

  Copy full SHA for 9d3877d

Commits on Oct 5, 2024

• submodule(ready-to-run): bump ready-to-run to fix trigger.

  

  wissygh

  authored and

  Tang-Haojin

  committed
  be3320d

  Copy full SHA for be3320d

• submodule(difftest): bump difftest to remove tcontrol.

  

  wissygh

  authored and

  Tang-Haojin

  committed
  7c0bbe3

  Copy full SHA for 7c0bbe3

• fix(Trigger): remove tcontrol in trigger module.

  Show description for c08f49a
  

  wissygh

  authored and

  Tang-Haojin

  committed
  c08f49a

  Copy full SHA for c08f49a

• feat(Trigger): Trigger Module support mcontrol6.

  

  wissygh

  authored and

  Tang-Haojin

  committed
  cc6e4cb

  Copy full SHA for cc6e4cb

Commits on Sep 19, 2024

• fix(VCVT): disable logic about scalar move instructions. (OpenXiangShan#3607)

  wissygh

  authored
  c0a99c0

  Copy full SHA for c0a99c0

Commits on Sep 17, 2024

• fix(Trigger): fix trigger's assign to exceptionGen in rob (OpenXiangShan#3585)

  wissygh

  authored
  b7dc2d1

  Copy full SHA for b7dc2d1

Commits on Sep 13, 2024

• fix(DM): remove useless signal hartResetReq.

  

  wissygh

  authored and

  Tang-Haojin

  committed
  f018fe8

  Copy full SHA for f018fe8

Commits on Sep 11, 2024

• fix(XSNoCTop): add port hartIsInReset for StandAloneDebugModule. (OpenXiangShan#3538)

  wissygh

  authored
  b30cb8b

  Copy full SHA for b30cb8b

• submodule(rocket-chip): bump rocket-chip to fix SBA in DM. (OpenXiangShan#3536)

  wissygh

  authored
  3088616

  Copy full SHA for 3088616

Commits on Sep 3, 2024

• fix(Trigger): Breakpoint exception generated by trigger shouldn't enter dmode (OpenXiangShan#3472)

  wissygh

  authored
  3a9ac3c

  Copy full SHA for 3a9ac3c

Commits on Aug 29, 2024

• Trigger: check tdata1.dmode before write tdata (OpenXiangShan#3441)

  wissygh

  authored
  36fba82

  Copy full SHA for 36fba82

Commits on Aug 26, 2024

• DebugModule: fix bug, trap don't take place in dmode. (OpenXiangShan#3422)

  Show description for 3f525d7
  wissygh

  authored
  3f525d7

  Copy full SHA for 3f525d7

Commits on Aug 24, 2024

• Rob: fix bug of rob commit. (OpenXiangShan#3418)

  Show description for 49162c9
  wissygh

  authored
  49162c9

  Copy full SHA for 49162c9

Commits on Aug 21, 2024

• Trigger: refactor trigger information in pipeline. (OpenXiangShan#3403)

  wissygh

  authored
  7e0f64b

  Copy full SHA for 7e0f64b

Commits on Aug 16, 2024

• DebugModule: Fix bug of singleStep. (OpenXiangShan#3395)

  Show description for a3fe955
  wissygh

  authored
  a3fe955

  Copy full SHA for a3fe955

Commits on Aug 5, 2024

• FU: fix generation of fflags in VCVT fu

  

  wissygh

  authored and

  huxuan0307

  committed
  021f6af

  Copy full SHA for 021f6af

Commits on Aug 4, 2024

• NewCSR: fix bug, shouldn't handle traping to other Mode anymore when hart traps to DebugMode

  

  wissygh

  authored and

  huxuan0307

  committed
  a75accc

  Copy full SHA for a75accc

Commits on Jul 22, 2024

• debugModule: fix bug, singleStep don't generate exception correctly (OpenXiangShan#3266)

  Show description for a9b27cd
  wissygh

  authored
  a9b27cd

  Copy full SHA for a9b27cd

Commits on Jul 19, 2024

• NewCSR: support trigger csr in difftest (OpenXiangShan#3232)

  Show description for 84b3098
  wissygh

  authored
  84b3098

  Copy full SHA for 84b3098

Commits on Jul 17, 2024

• CI: modify bbl-based SMP linux bbl.bin

  Show description for 609a6cf
  

  wissygh

  authored and

  huxuan0307

  committed
  609a6cf

  Copy full SHA for 609a6cf

• PerfEvent: refactor perfevents in Backend

  Show description for e1a85e9
  

  wissygh

  authored and

  huxuan0307

  committed
  e1a85e9

  Copy full SHA for e1a85e9

• Trigger: add breakpoint exception for STORE

  Show description for 04b415d
  

  wissygh

  authored and

  huxuan0307

  committed
  04b415d

  Copy full SHA for 04b415d

• NewCSR: only refactor content about debug in CSR

  

  wissygh

  authored and

  huxuan0307

  committed
  4ac3bf3

  Copy full SHA for 4ac3bf3

• Support smstateen/ssstateen extension, add stateen0 CSRs

  

  wissygh

  authored and

  huxuan0307

  committed
  26033c5

  Copy full SHA for 26033c5

• NewCSR: fixed dpc

  

  wissygh

  authored and

  huxuan0307

  committed
  0f9a14c

  Copy full SHA for 0f9a14c

• NewCSR: correct typos about xcounteren

  

  wissygh

  authored and

  huxuan0307

  committed
  7842010

  Copy full SHA for 7842010

• NewCSR: fixed read access to scountovf in Mmode

  

  wissygh

  authored and

  huxuan0307

  committed
  c5996da

  Copy full SHA for c5996da

• NewCSR: support vu/vs entry debugMode

  

  wissygh

  authored and

  huxuan0307

  committed
  1734111

  Copy full SHA for 1734111

• NewCSR: parameterized tselect's width

  

  wissygh

  authored and

  huxuan0307

  committed
  21c4da1

  Copy full SHA for 21c4da1

• NewCSR: support Sscopfpmf

  

  wissygh

  authored and

  huxuan0307

  committed
  202093f

  Copy full SHA for 202093f

• NewCSR: Add CSR scountovf

  

  wissygh

  authored and

  huxuan0307

  committed
  fd72f3d

  Copy full SHA for fd72f3d

• NewCSR: connected perfevent to newcsr

  

  wissygh

  authored and

  huxuan0307

  committed
  b51a1ab

  Copy full SHA for b51a1ab

• NewCSR: Add Trigger CSR tcontrol

  Show description for 657432e
  

  wissygh

  authored and

  huxuan0307

  committed
  657432e

  Copy full SHA for 657432e

Pagination

Previous

Next