🎯
Focusing
- Pakistan
-
06:36
(UTC +05:00)
Highlights
- Pro
-
-
RISCV-32BitCPU Public
A verilog (FPGA based) project & Logisim simulation for creating a functional RISC-V 32-bit CPU running all instructions.
-
FPGA-VerilogHDL-Course Public
Some Examples and their solutions in VerilogHDL targeted to DE1 FPGA board.
-
chess-gui-multiplayer Public
A simple multiplayer GUI chess game in C++
-
Book-Store-Management-System Public
Forked from Armour/Book-Store-Management-SystemA simple but useful C++ program, assignment 1 in OOP course