Skip to content
View gaohy1003's full-sized avatar

Block or report gaohy1003

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 stars written in Scala
Clear filter

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 1,701 665 Updated Dec 30, 2024

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Scala 897 233 Updated Dec 20, 2024

RISC-V Torture Test

Scala 171 48 Updated Jul 11, 2024

SoC based on VexRiscv and ICE40 UP5K

Scala 151 40 Updated Apr 4, 2024