Skip to content
View gdimitrak's full-sized avatar
16 followers · 2 following

Achievements

Achievement: Starstruck

Achievements

Achievement: Starstruck

Block or report gdimitrak

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in SystemVerilog
Clear filter

ic-lab-duth / RISC-V-Vector

Vector processor for RISC-V vector ISA

SystemVerilog 113 25 Updated Oct 19, 2020

ic-lab-duth / DRIM-S

DUTH RISC-V Superscalar Microprocessor

SystemVerilog 30 10 Updated Oct 23, 2024

ic-lab-duth / DRIM

DUTH RISC-V Microprocessor

SystemVerilog 19 7 Updated Dec 4, 2024