-
The Grainger College of Engineering
- Champaign, Illinois
- https://www.linkedin.com/in/geitanksha/
Pinned Loading
-
risc-v-pipelined
risc-v-pipelined PublicCreated a RISC-V Pipelined processor in SystemVerilog with features like Caches, Prefetching, History Table. Skills employed: SystemVerilog, Verdi, Logic Design, Computer Architecture
HTML 1
-
rubiks-cube-simulator
rubiks-cube-simulator PublicDesigned and implemented a 3x3 Rubik's Cube Simulator on an FPGA and associated NIOS-II Microcontroller as a System-on-Chip. Skills Employed: SystemVerilog, FPGA development, NIOS-II, SoC, USB Prot…
SystemVerilog 1
-
vlsi-design
vlsi-design PublicCreated AMD-Am2901 chip clone (4-bit ALU) with Cadence Virtuoso from a transistor level, manually creating datapath and generating control via CAD. Skills employed: Cadence Virtuoso, Logic (VLSI) D…
Verilog
-
operating-system
operating-system PublicCreating an Operating System that runs 3 terminals simultaneously. Skills employed: C, x86 Assembly Programming, Operating Systems knowledge, implementing Drivers.
C
-
projects-software
projects-software PublicProjects containing languages like C/C++, Java, Assembly, SMT-Lib
C++
-
embedded-systems-biped
embedded-systems-biped PublicBipedal self-balancing robot C code employing knowledge of embedded systems.
C++
If the problem persists, check the GitHub status page or contact support.