Skip to content
View hansemro's full-sized avatar

Block or report hansemro

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Firmware for Xilinx Platform Cable 1 USB Jtag adapter

C 10 2 Updated Jul 24, 2016

Linux device manager for Logitech devices

Python 6,544 427 Updated Jan 2, 2025

WAL enables programmable waveform analysis.

Python 141 19 Updated Oct 24, 2024

GDSII manipulation, written in rust.

Rust 6 Updated Oct 10, 2024

VS Code based debugger for hardware designs in Amaranth or Verilog

TypeScript 35 2 Updated Dec 3, 2024

Verilog package manager written in Rust

Rust 142 12 Updated Oct 5, 2024

The Linux Kernel Module Programming Guide (updated for 5.0+ kernels)

TeX 7,748 538 Updated Dec 12, 2024
Rust 12 Updated Dec 23, 2024
Verilog 58 7 Updated Aug 19, 2024

OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.

Verilog 137 21 Updated Mar 2, 2023

Debugger for Sed: demystify and debug your sed scripts, from comfort of your terminal.

Rust 1,151 24 Updated Oct 17, 2024
TeX 2 Updated Mar 13, 2024

This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe

C 2 Updated Nov 25, 2024

An Open-source FPGA IP Generator

Verilog 859 165 Updated Jan 7, 2025

Logic circuit analysis and optimization

Rust 30 2 Updated Oct 20, 2024

Amiga with Native PCI Bus

HTML 103 1 Updated Jan 8, 2025

Experimental flows using nextpnr for Xilinx devices

C++ 41 14 Updated Dec 8, 2024

Mock hardware devices for creating unit tests and bug reporting

Vala 319 60 Updated Jan 5, 2025

Skywaters 130nm Klayout PDK

Python 20 13 Updated Jan 8, 2025

Notes and utilities for reverse engineering ASMedia xHC (USB 3.x) Host Controllers.

Python 24 Updated Oct 1, 2024

Buildroot for Amazon Kindle Fire (first generation)

Makefile 1 Updated Jun 17, 2023

FPGA design and test files for ChipWhisperer-Husky.

Verilog 11 2 Updated Dec 18, 2024

130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design

HTML 436 67 Updated Jan 8, 2025

macos driverkit driver for litepcie

C 10 Updated Jan 3, 2025

Windows Driver for the LitePCIe LiteX core

C 6 3 Updated Jul 29, 2024

Siglent SDS1x0xX-E FPGA bitstreams

Python 40 6 Updated Dec 24, 2024

A Transmission-Gate D-FF (TGFF) for the Minimal Fab Design Contest

5 Updated Nov 30, 2023

Verilator open-source SystemVerilog simulator and lint system

C++ 2,650 629 Updated Jan 7, 2025
Next