Skip to content
View hephzaron's full-sized avatar
🎯
Focusing
🎯
Focusing
  • Vigeo Power Limited
  • Benin City

Block or report hephzaron

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first …

Verilog 129 33 Updated Jul 17, 2022

Explainer and spec for the Triggered Notifications proposal

31 6 Updated Sep 6, 2019