Skip to content
View hkust-zhiyao's full-sized avatar

Block or report hkust-zhiyao

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RTL-Coder RTL-Coder Public

    A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.

    Python 147 16

  2. RTLLM RTLLM Public

    An open-source benchmark for generating design RTL with natural language

    Verilog 79 16

  3. MasterRTL MasterRTL Public

    MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design

    Verilog 39 4

  4. RTL-Timer RTL-Timer Public

    Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization

    Verilog 21

  5. AssertLLM AssertLLM Public

    Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs

    Verilog 20 4

  6. APPLE APPLE Public

    A circuit-element level explainer to explain machine learning model's prediction on chip layouts.

    Python 18