Skip to content

Commit

Permalink
scripts: don't split mrw sram if mask_gran < 32 (OpenXiangShan#663)
Browse files Browse the repository at this point in the history
  • Loading branch information
poemonsense authored Mar 9, 2021
1 parent 291b75a commit 439dd8f
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -35,7 +35,7 @@ $(TOP_V): $(SCALA_FILE)
@git diff >> .__diff__
@sed -i 's/^/\/\// ' .__head__
@sed -i 's/^/\/\//' .__diff__
@cat .__head__ .__diff__ $@ $(@D)/tsmc28_sram.v > .__out__
@cat .__head__ .__diff__ $@ > .__out__
@mv .__out__ $@
@rm .__head__ .__diff__

Expand Down
2 changes: 1 addition & 1 deletion scripts/vlsi_mem_gen
Original file line number Diff line number Diff line change
Expand Up @@ -328,7 +328,7 @@ class SRAM_TSMC28(SRAM):

def __split(self):
(name, width, depth, mask_gran, mask_seg, ports) = self.conf
if ports == ["mrw"]:
if ports == ["mrw"] and mask_gran >= 32:
new_conf = (name + "_sub", str(depth), str(mask_gran), "rw")
line_field = ("name", "depth", "width", "ports")
new_line = " ".join(map(lambda x: " ".join(x), zip(line_field, new_conf)))
Expand Down

0 comments on commit 439dd8f

Please sign in to comment.