Skip to content

[UR][L0] Support for Device Cacheline Size Query #19155

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jun 26, 2025

Conversation

nrspruit
Copy link
Contributor

No description provided.

@nrspruit nrspruit requested a review from a team as a code owner June 25, 2025 19:35
@nrspruit nrspruit force-pushed the l0_cacheline_info branch from c5157fc to 382c709 Compare June 25, 2025 19:49
@nrspruit
Copy link
Contributor Author

@intel/llvm-gatekeepers , please merge when able, thank you for your time!

@sarnex sarnex merged commit 5074ba7 into intel:sycl Jun 26, 2025
49 of 52 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants