Skip to content
View jalcim's full-sized avatar
4 followers · 13 following

Block or report jalcim

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in Verilog
Clear filter

YosysHQ / picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,241 770 Updated Jun 27, 2024

olofk / serv

SERV - The SErial RISC-V CPU

Verilog 1,473 197 Updated Jan 29, 2025

jalcim / logilib

Verilog 2 Updated Oct 2, 2023