Skip to content
View korotaevyua's full-sized avatar

Block or report korotaevyua

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. vlsi_be_labs vlsi_be_labs Public

    VLSI lab based on open source VLSI tools.

    Verilog

  2. APUF_Cyclone4 APUF_Cyclone4 Public

    Realisation of simple version of Arbiter PUF on FPGA Altera Quartus Cyclone 4

    Verilog

  3. place_inst-OpenROAD place_inst-OpenROAD Public

    Tcl procedure to manually place standard cells

    Tcl