Skip to content
View libangxiang's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report libangxiang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Data-Centric Pipelines and Data Versioning

Go 6,227 568 Updated Feb 3, 2025

SGI STL source code analysis and note from 《STL源码剖析》 by 侯捷(包含电子书、源码注释及测试代码)

C++ 989 264 Updated Mar 17, 2020

a behaviour-driven testing framework for clojure, lua, c++, python, etc.

C++ 5 6 Updated Jun 22, 2022

Store computer science books for learning.

63 38 Updated Dec 18, 2019

Modular hardware build system

Python 993 102 Updated May 23, 2025

RFCs for changes to Rust

Markdown 6,151 1,610 Updated Apr 21, 2025

DATC RDF

Verilog 51 12 Updated Jul 31, 2020

Non-uniform fast Fourier transform library of types 1,2,3 in dimensions 1,2,3

C++ 350 87 Updated May 21, 2025
C 533 100 Updated Mar 17, 2025

JSON schema validator for JSON for Modern C++

C++ 544 145 Updated Jan 22, 2025

A C++ library for interacting with JSON.

C++ 8,536 2,692 Updated Mar 18, 2025

JSON for Modern C++

C++ 45,762 6,993 Updated May 22, 2025

算法学习笔记

C 8,564 2,401 Updated Dec 23, 2021

Official doxygen git repository

C++ 5,998 1,305 Updated May 20, 2025

Objectives and Key Results (OKR) examples for goals, tasks, plans, projects, and strategy.

402 62 Updated Apr 14, 2025

EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!

JavaScript 72 13 Updated Jan 6, 2023

Showcase examples for EPFL logic synthesis libraries

CSS 194 32 Updated Apr 5, 2024

EPFL logic synthesis benchmarks

Verilog 190 38 Updated May 19, 2025

AIGER And-Inverter-Graph Library

C 77 25 Updated Apr 8, 2025

Delay Calculation ToolKit

C 31 19 Updated Aug 7, 2022

EDA wiki

Shell 126 28 Updated Mar 22, 2025

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

SystemVerilog 425 178 Updated May 15, 2025

SWIG is a software development tool that connects programs written in C and C++ with a variety of high-level programming languages.

C++ 6,004 1,266 Updated May 21, 2025

The C++ Core Guidelines are a set of tried-and-true guidelines, rules, and best practices about coding in C++

CSS 43,707 5,487 Updated May 8, 2025

ANTLR (ANother Tool for Language Recognition) is a powerful parser generator for reading, processing, executing, or translating structured text or binary files.

Java 17,957 3,355 Updated Apr 3, 2025

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Python 3,156 413 Updated Oct 28, 2024

The RISC-V software tools list, as seen on riscv.org

465 102 Updated Mar 26, 2021

A beautiful stack trace pretty printer for C++

C++ 4,022 511 Updated Apr 14, 2025

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 621 153 Updated May 26, 2023
Next