Skip to content
View libangxiang's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report libangxiang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Data-Centric Pipelines and Data Versioning

Go 6,192 569 Updated Jan 3, 2025

SGI STL source code analysis and note from 《STL源码剖析》 by 侯捷(包含电子书、源码注释及测试代码)

C++ 933 259 Updated Mar 17, 2020

a behaviour-driven testing framework for clojure, lua, c++, python, etc.

C++ 5 6 Updated Jun 22, 2022

Store computer science books for learning.

58 35 Updated Dec 18, 2019

Modular hardware build system

Python 880 87 Updated Jan 4, 2025

RFCs for changes to Rust

Markdown 6,004 1,588 Updated Dec 31, 2024

DATC RDF

Verilog 49 12 Updated Jul 31, 2020

Non-uniform fast Fourier transform library of types 1,2,3 in dimensions 1,2,3

C++ 309 80 Updated Dec 30, 2024
C 479 87 Updated Sep 16, 2024

JSON schema validator for JSON for Modern C++

C++ 514 144 Updated Sep 2, 2024

A C++ library for interacting with JSON.

C++ 8,246 2,653 Updated Dec 5, 2024

JSON for Modern C++

C++ 43,924 6,811 Updated Jan 3, 2025

算法学习笔记

C 8,423 2,403 Updated Dec 23, 2021

Official doxygen git repository

C++ 5,766 1,283 Updated Jan 2, 2025

Objectives and Key Results (OKR) examples for goals, tasks, plans, projects, and strategy.

398 61 Updated Nov 21, 2024

EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!

JavaScript 69 12 Updated Jan 6, 2023

Showcase examples for EPFL logic synthesis libraries

CSS 189 31 Updated Apr 5, 2024

EPFL logic synthesis benchmarks

Verilog 170 37 Updated Aug 26, 2024

AIGER And-Inverter-Graph Library

C 63 18 Updated Dec 23, 2024

Delay Calculation ToolKit

C 27 17 Updated Aug 7, 2022

EDA wiki

Shell 116 28 Updated Jul 10, 2024

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

SystemVerilog 394 168 Updated Oct 25, 2024

SWIG is a software development tool that connects programs written in C and C++ with a variety of high-level programming languages.

C++ 5,846 1,247 Updated Dec 7, 2024

The C++ Core Guidelines are a set of tried-and-true guidelines, rules, and best practices about coding in C++

CSS 43,063 5,450 Updated Dec 20, 2024

ANTLR (ANother Tool for Language Recognition) is a powerful parser generator for reading, processing, executing, or translating structured text or binary files.

Java 17,421 3,311 Updated Nov 22, 2024

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Python 3,022 397 Updated Oct 28, 2024

The RISC-V software tools list, as seen on riscv.org

460 103 Updated Mar 26, 2021

A beautiful stack trace pretty printer for C++

C++ 3,858 484 Updated Jun 24, 2024

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 580 144 Updated May 26, 2023
Next