- 👋 Hi, I’m louvinci, a phd student in USTC
- 👀 I’m interested in FPGA accelerator design and neural network compression algorithm
- 🌱 I’m currently learning DNN/Accelerator Co-design
- 🧰 languages: C, HLS, Python, Verilog
- ⚡ tools: Pytorch and Vitis
Popular repositories Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.