Skip to content
View louvinci's full-sized avatar

Block or report louvinci

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
louvinci/README.md
  • 👋 Hi, I’m louvinci, a phd student in USTC
  • 👀 I’m interested in FPGA accelerator design and neural network compression algorithm
  • 🌱 I’m currently learning DNN/Accelerator Co-design
  • 🧰 languages: C, HLS, Python, Verilog
  • ⚡ tools: Pytorch and Vitis

Popular repositories Loading

  1. PACT-Quantization PACT-Quantization Public

    Quantization (QAT) Demo on CIFAR10

    Python 18 1

  2. BlockPU BlockPU Public

    DW+PW+PW hls core

    C++ 3

  3. HLStoFPGA HLStoFPGA Public

    ZCU104, Vitis, Tutorial

    C 2

  4. Deploy_FFT_Vitis_demo Deploy_FFT_Vitis_demo Public

    C++ 1 1

  5. FGSM FGSM Public

    Simple pytorch implementation of FGSM for testing ResNet18 and ResNet20 on CIFAR10

    Jupyter Notebook 1

  6. ccc2021 ccc2021 Public

    Forked from xupsh/ccc2021

    view at https://xupsh.github.io/ccc2021/

    C++