Skip to content
View lx071's full-sized avatar

Block or report lx071

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Verilog 2 1 Updated Apr 13, 2023

Verilog Ethernet components for FPGA implementation

Verilog 18 7 Updated Jun 26, 2023

A basic SpinalHDL project

Scala 81 65 Updated Dec 17, 2024

The hardware implementation of Poseidon hash function in SpinalHDL

Python 19 2 Updated Jun 5, 2022

magma circuits

Python 255 25 Updated Oct 19, 2024

Scala based HDL

Scala 1,728 339 Updated Feb 20, 2025