Highlights
- Pro
Pinned Loading
-
pulp-platform/redundancy_cells
pulp-platform/redundancy_cells PublicSystemVerilog IPs and Modules for architectural redundancy designs.
-
pulp-platform/bender
pulp-platform/bender PublicA dependency management tool for hardware projects.
-
pulp-platform/pulp
pulp-platform/pulp PublicThis is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
-
pulp-platform/axi
pulp-platform/axi PublicAXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
pulp-platform/iDMA
pulp-platform/iDMA PublicA modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
-
pulp-platform/FlooNoC
pulp-platform/FlooNoC PublicA Fast, Low-Overhead On-chip Network
361 contributions in the last year
Day of Week | March Mar | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | |||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
Activity overview
Contributed to
pulp-platform/axi,
pulp-platform/memory_island,
pulp-platform/cluster_icache
and 32 other
repositories
Loading
Contribution activity
March 2025
micprog has no activity
yet for this period.