BSc student of electrical engineering at Sharif university of Tech
Popular repositories Loading
-
-
-
-
networkPacket_stuffOrData
networkPacket_stuffOrData Publicthe module is also known as sigma delta
SystemVerilog
-
fixed-point-IIR-filter-design-on-FPGA
fixed-point-IIR-filter-design-on-FPGA Public-parameterized verilog code to implement FIR filter on FPGA & design the filter using Matlab
SystemVerilog
-
introduction-to-github
introduction-to-github Public templateForked from skills/introduction-to-github
Get started using GitHub in less than an hour.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.