- 👋 Hi, I’m Moataz Alaa
- 👀 I’m interested in digital IC field
- 🌱 I’m currently learning more in this field
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me [email protected]
Popular repositories Loading
-
-
openlane
openlane PublicForked from The-OpenROAD-Project/OpenLane
OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Verilog
-
interactive-tutorials
interactive-tutorials PublicForked from ronreiter/interactive-tutorials
Interactive Tutorials
Python
-
riscv-isa-manual
riscv-isa-manual PublicForked from riscv/riscv-isa-manual
RISC-V Instruction Set Manual
TeX
-
-
sifive-blocks
sifive-blocks PublicForked from sifive/sifive-blocks
Common RTL blocks used in SiFive's projects
Scala
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.