muditbhargava66
Follow
Lists (23)
AGI
56 repositories
ARPL Directories Access
Bash Improvements
7 repositories
Biotech 🧬
1 repository
Books and tutorials
14 repositories
Deep Learning
24 repositories
Federated Learning
4 repositories
Finance
8 repositories
🔮 Future ideas
4 repositories
Hardware
46 repositories
Hardware Security
12 repositories
Interview Prep
24 repositories
Job 👨💻
4 repositories
NAS
9 repositories
Note-Taking 📝
1 repository
Portfolio ideas 💡
5 repositories
Quant-dev 🧑💻
5 repositories
Reinforcement Learning
7 repositories
Robotics
6 repositories
Rust 👨💻
7 repositories
Startup
1 repository
Trading 💹
1 repository
Writings
4 repositories
Stars
7
stars
written in SystemVerilog
Clear filter
A minimal GPU design in Verilog to learn how GPUs work from the ground up
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
A Linux-capable RISC-V multicore for and by the world
Project F brings FPGAs to life with exciting open-source designs you can build on.
BaseJump STL: A Standard Template Library for SystemVerilog
This repo is created to include illustrative examples on object oriented design pattern in SV