Skip to content
View muditbhargava66's full-sized avatar
:octocat:
Hello
:octocat:
Hello

Highlights

  • Pro

Block or report muditbhargava66

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,438 372 Updated Dec 24, 2024

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the fut…

VHDL 1,295 553 Updated May 16, 2022

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 610 50 Updated Dec 8, 2024

Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1

VHDL 25 2 Updated Feb 18, 2024