Skip to content
View na0da2021's full-sized avatar
:octocat:
:octocat:

Block or report na0da2021

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ALU ALU Public

    Verilog code for ALU based on pre-implemented 8-bit full adder/subtractor.

    Verilog 1

  2. DSP2_lab_assignments_and_projects DSP2_lab_assignments_and_projects Public

    This repository contains the lab assignments and projects for the "Selected Topics in Digital Signal Processing" (DSP2) course, supervised by Dr. Massoud El Ghonemi. The course is part of the curri…

    MATLAB 1

  3. 4x4_Wallace_tree_mul 4x4_Wallace_tree_mul Public

    Verilog code to implement 4x4 Wallace Tree Multiplier

    Verilog

  4. 1101-sequence_detector 1101-sequence_detector Public

    implementation for finite state machine that detects "1101" sequence

    Verilog

  5. MIPS MIPS Public

    Verilog implementaion for 32-bit single cycle MIPS processor

    Verilog

  6. C_Lab_Assignments C_Lab_Assignments Public

    This repository contains the lab assignments for the "C programming " course. The course is part of the curriculum at Faculty of Engineering, Alexandria University.

    C