nguyencanhtrung
Follow
-
-
sus-compiler Public
Forked from pc2/sus-compilerA new Hardware Design Language that keeps you in the driver's seat
Rust GNU General Public License v3.0 UpdatedAug 7, 2024 -
rru_8t8r_ad9026 Public
5G RRU reference design - 8T8R using 2 ADI ADRV9026s, FPGA XZCU15EG
-
Rosebud Public
Forked from ucsdsysnet/RosebudFramework for FPGA-accelerated Middlebox Development
Verilog MIT License UpdatedMay 17, 2024 -
learn-riscv Public
Forked from riscv/learnTracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
UpdatedApr 25, 2024 -
axi-pcie-core Public
Forked from slaclab/axi-pcie-coreSlaclab PCIe implementation
VHDL Other UpdatedMar 30, 2024 -
rocket-chip Public
Forked from chipsalliance/rocket-chipRocket Chip Generator
Scala Other UpdatedFeb 19, 2024 -
FEC Public
Forked from dshekhalev/FECFEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
SystemVerilog MIT License UpdatedJan 17, 2024 -
soc-riscv-bd Public
Forked from eugene-tarassov/vivado-risc-vXilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
Tcl UpdatedJan 17, 2024 -
AutoSA Public
Forked from UCLA-VAST/AutoSAAutoSA: Polyhedral-Based Systolic Array Compiler
C++ MIT License UpdatedDec 26, 2023 -
tapa Public
Forked from rapidstream-org/rapidstream-tapaTAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerators.
C MIT License UpdatedNov 24, 2023 -
chipyard Public
Forked from ucb-bar/chipyardAn Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
C BSD 3-Clause "New" or "Revised" License UpdatedNov 15, 2023 -
firesim Public
Forked from firesim/firesimFireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
Scala Other UpdatedNov 15, 2023 -
litex Public
Forked from enjoy-digital/litexBuild your hardware, easily!
C Other UpdatedNov 15, 2023 -
-
sv-axis Public
AXI4-Stream basic building blocks in SystemVerilog
SystemVerilog MIT License UpdatedNov 6, 2023 -
-
surf Public
Forked from slaclab/surfA huge VHDL library for FPGA development
VHDL Other UpdatedNov 3, 2023 -
noc-constellation Public
Forked from ucb-bar/constellationA Chisel RTL generator for network-on-chip interconnects
Scala BSD 3-Clause "New" or "Revised" License UpdatedOct 24, 2023 -
sv-practice Public
Labs to pratice digital design with System Verilog
-
kvm-pcie Public
Installing KVM and passthrough PCIe (Xilinx FPGA AU200)
-
matlab-5GNR Public
Matlab implementations of several 5G L1 functions
-
-
bluespec-compiler Public
Forked from B-Lang-org/bscBluespec Compiler (BSC)
Haskell Other UpdatedSep 21, 2023 -
sv-common Public
SystemVerilog Packages for RTL design and verification
SystemVerilog MIT License UpdatedSep 14, 2023 -
-
-
-
-
website_tmpl Public template
Forked from alshedivat/al-folioA beautiful, simple, clean, and responsive Jekyll theme for academics
JavaScript MIT License UpdatedSep 21, 2022