Skip to content
View nslmike's full-sized avatar

Block or report nslmike

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. useful_stuff useful_stuff Public

    Some useful modules & code snippets for hardware dev

    Verilog 1 2

  2. Chips-2.0 Chips-2.0 Public

    Forked from dawsonjon/Chips-2.0

    FPGA Design Suite based on C to Verilog design flow.

    Python

  3. netfpga netfpga Public

    Forked from NetFPGA/netfpga

    NetFPGA 1G infrastructure and gateware

    Verilog

  4. RedPitaya RedPitaya Public

    Forked from RedPitaya/RedPitaya

    Red Pitaya Ecosystem and Applications

    C

  5. agile-codev-platform agile-codev-platform Public

    Forked from nosnhojn/agile-codev-platform

    VHDL

  6. doxverilog doxverilog Public

    Forked from ewa/doxverilog

    Eric's branch of Doxverilog (doxygen + doxverilog patch)

    C++