Skip to content
View ojeffreyo's full-sized avatar
💪
💪
7 followers · 34 following
  • China Nanjing

Block or report ojeffreyo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

  • Cores-VeeR-EH1 Public

    Forked from chipsalliance/Cores-VeeR-EH1

    VeeR EH1 core. Forked for the RV core simulation and test.

    SystemVerilog Apache License 2.0 Updated Jun 13, 2023

  • RK3399_PIKVM Public

    Try to use RK3399 SoC to design a hardware tool kit resemble PIKVM.

    HTML Apache License 2.0 Updated May 25, 2023

  • PSVB_EvalBoard Public

    Hardware for SoC test designed by myself.

    Updated May 18, 2023

  • V3s_EvalBoard Public

    Allwinner V3s SoC EvalBoard design. Try to do some complex application.

    Apache License 2.0 Updated May 12, 2023

  • SimpleVCSSimulation Public

    Used for saving some RTL code for VCS+Verdi simulation.

    Verilog Updated Jan 4, 2023

  • PineapplePi Public

    A hardware platform for general purposes, not only for games.

    2 Apache License 2.0 Updated Jan 3, 2023

  • SimpleWaveGenerator Public

    A simple sine-wave generator which frequency and amplitude controlled by outside 4-20mA small current.

    C Updated Nov 6, 2022

  • CloseLoopStepperMotor Public

    Based on the open source close-loop step motor project, modified some parts by myself.

    C 2 Updated May 26, 2022