A customized RISC-V core made using Verilog
- R-Type Instructions
- I-Type Instructions
- Branch Instructions
- LUI, AUIPC, JAL, JALR
- Load and Store Instructions
-
R - Type Instruction Datapath:
- Datapath:
- Output:
-
Notifications
You must be signed in to change notification settings - Fork 3
A customized RISCV core made using verilog
License
ombhilare999/riscv-core
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A customized RISCV core made using verilog
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published